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Transistorized Circuit Clamps Voltage With 0.1% Error 
Output to Digital Matrix 
The problem: To apply two accurately clamped 
voltage levels (+ 18 or 0 volts) to the input of a digital-
to-analog resistive matrix that binarily develops a de-
flection staircase. 
The solution: A transistorized clamping circuit that 
clamps either of two voltage levels (+ 18 or 0 volts) 
with less than 0.1 percent voltage offset. 
How it's done: When a positive 5.5-volt level is 
applied to the base of transistor Qi through resistor 
R1, transistor QI is driven into saturation. In this 
state, the collector-emitter voltage of transistor Qi is
approximately 30 millivolts and is relatively independ-
ent of temperature. The output of transistor Qi is 
applied directly to the digital matrix and to the base of 
transistor Q2 through resistor R3. This holds tran-
sistor Q2 at cutoff, which in turn keeps transistor Q 
(operating as an "inverted-mode" switch) biased off. 
When a zero-volt level is applied to the base of 
transistor QI through resistor RI, transistor QI is 
biased off. Transistor Q2 is driven into saturation by 
current from the 24.5-volt supply through resistors R2 
and R3. The output of transistor Q2 turns transistor 
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Q3 on and allows the 18-volt supply to be applied 
through transistor Q3 to the digital matrix. The col-
lector-emitter voltage in transistor Q3 is approxi-
mately 5 millivolts. 
Notes: 
1. Whereas ideal output levels are 18.0 volts and 0.0 
volt, actual performance obtainable is 18.005 volts 
±5 m y, and 0.030 volt ± 15 my. 
2. Although the speed of operation of this clamping 
circuit technique is limited by the charge storage 
in transistor Qi, it may be useful for analog, dig-
ital, and hybrid circuit applications.
3. Inquiries concerning this invention may be directed 
to:
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